METRO RAIL DESIGN CRITERIA SECTION 9 / SYSTEMS
Appendix A
DE304.09 Appendix 9A-7
Metro Baseline Re-Baseline: 04/20/10
3. Chassis discrete input and analog input I/O shall be block transferred to the
assigned memory maps on each CPU scan cycle.
4. Remote I/O shall be transferred to/from assigned memory maps on data
change.
5. Gateway I/O shall be pushed/pulled by external gateway equipment
provided to/from the assigned memory maps.
6. A block of memory of at least 20 words shall be reserved for special
calculations. This area will store the results of any special calculations that
must be performed on field I/O prior to transmission to/from SCADA.
7. The following diagram illustrates the minimum typical SCADA memory map
allocations:
Kommentare zu diesen Handbüchern